



# **CURRICULUM**

## 6 WEEKS

LE	VE	L-1
	•	

» Introduction to VLSI [5 Hrs]

- What is VLSI
- VLSI Design Flow
- ASIC
- Soc

#### LEVEL A:

- Fundamentals of Digital Design [5 Hrs] **FUNDAMENTSLS** 
  - Basis Digital Circuits
  - Logic gates & Boolen Algebra
  - Number Systems
  - Digital Logic Families
  - Combinational Logic Design
    - Multiplexers
    - MUX based design for digital circuits
    - Demultiplexers/Decoders
    - Adders/Sub tractors
    - BCD Arithmetic & ALU
    - Comperators & Parity Generator
    - Code Converters/Encoders
    - Decoders
    - Multiplers/Divider

## Sequential Logic Design Principles

- Bistable Elements.
- Latches and Flip-Flops
- Counters and its application
- Synchronous Design methodology
- Impediments to Synchronous Design
- Shift Registers
- Design Examples & Case studies

[10 Hrs]

[10 Hrs]

#### **Section B:**

## » Advanced Digital Design

[15 Hrs]

- Synchronous/Asynchronous Sequential Circuits.
- Clocked Synchronous State-Machine Analysis.
- Clocked Synchronous State-Machine Design
- Finite State Machine
- Mealy and Moore machines
- State reduction technique
- Sequence Detectors
- ASM Charts
- Synchronizer Failure and Metastability Estimation
- Clock Dividers
- Synchronizers & Arbiters
- FIFO & Pipelining
- PLD + CPLD

#### **Section C:**

## » VHDL [Optional]

- VHDL OVERVIEW AND CONCEPTS: Types, object classes, design units, compilation elaboration.
- BASIC LANGUAGE ELEMENTS: Lexical elements, syntax, operators, types and subtypes (scalar real, composite (arrays, records), access files).
- **CONTROL STRUCTURES:** Control Structures and rules (if, case, loop).
- **DRIVERS:** Resolution function, drivers (definition, initialization, creation), ports
- TIMING: Signal attributes. "wait" statement, delta time, simulation engine, modeling with delta time delays, VIT AL tables, inertial / transport delay
- ELEMENTS OF ENTITY/ARCHITECTUREntity, architecture, (process, concurrent signal assignment, component instantiation and port association rules, concurrent procedure, generate, concurrent assertion, block, guarded signal).
- **SUBPROGRAMS:** Rules and guidelines (unconstrained arrays. interface class, initialization, implicit signal attributes, drivers, signal characteristics in procedure calls, sides ef fects), overloading, functions (resolution function, operator overloading, function(resolution function, operator overloading), concurrent procedure.
- PACKAGES: Declaration., body , deferred Constant, "use" Clause, Signals, resolution function, subprograms, converting typed objects to strings, TEXTIO, printing objects, linear feedback shift register , random number generation compilation order
- USER DEFINED ATTRIBUTES, SPECIFICATIONS, AND CONFIGURATIONS: Attribute declarations, attributes specifications, configuration specification and binding, configuration declaration and binding, configuration of generate statements.

Total Hrs: 30+20: L+P [50 Hrs]

- DESIGN FOR SYNTHESIS: Constructs, register inference, combinational logic inference. state machine and design styles, arthimetic operations.
- FUNCTION MODELSAND TESTBENCHES: Test bench design methodology , BFM Modeling, Scenario generation schemes, waveform generator , client/server , text command file, binary command file.
- MINOR PROJECT
- VITAL: Overview, features, model, pin-to-pin delay modeling style, distributed delay modeling style.
- LAB SESSIONS ON MODELSIM

#### **Section C:**

### » VERILOG [Optional]

Overview of Digital Design with V erilog @HDL
 Evolution of CAD, emergence of HDLs, typical HDL-based design flow , why Verilog HDL?, trends in HDLs.

Total Hrs: 30+20:L+P

- Hierarchical Modeling Concepts
   Top-down and bottom-up design methodology differences between modules and module instances, parts of a simulation, design block, stimulus block.
- Basic Concepts
   Lexical conventions, data types, system tasks, compiler directives.
- Modules and Ports
   Module definition, port declaration, connecting ports, hierarchical name referencing.
- Gate-Level Modeling
   Modeling using basic V erilog gate primitives, description of and/or and buf/not type gates, rise, fall and turn-of f delays, min, max, and typical delays.
- Dataflow Modeling
   Continuous assignments, delay specification, expressions, operators, operator types.
- Behaviour Modeling
   Structured procedures, initial and always, blocking and nonblocking statements, delay control, generate statement, event control, conditional statements, multiway branching, loops, sequential and parallel blocks.
- Tasks and Functions
   Differences between tasks and functions, declaration, invocation, automatic tasks and functions,
- Useful Modeling T echniques
   Procedural continuous assignments, overriding parameters, conditional compilation and execution, useful system tasks.

## » LIVE PROJECTS

List of projects [35 Hrs]

- Microcontroller Design
- RISC & CISC Processor Design
- Multiplier / Divider using dif ferent Algorithms
- DDR Controller
- I2C, AMBA, Wishbone Conmax
- JTAG: Boundary SCAN
- JPC, PCI, Ethernet
- CORDIC Algorithm















E-mail: info@ducatindia.com Visit us: www.ducatindia.com www.facebook.com/ducateducation

#### NOIDA

A-43 & A-52, Sector-16, Noida - 201301, (U.P.) INDIA Ph.: 0120-4646464 Mb.: 09871055180

#### GURGAON

1808/2, 2nd floor old DLF, Near Honda Showroom, Sec.-14, Gurgaon (Haryana) Ph.: 0124-4219095-96-97-98 Mb.: 09873477222-333

#### **GREATER NOIDA**

F 205 Neelkanth Plaza Alpha 1 commercial Belt Opposite to Alpha Metro Station Greater Noida

Ph.: 0120-4345190-91-92 to 97 Mb.:09899909738, 09899913475

#### GHAZIABAD

1, Anand Industrial Estate, Near ITS College, Mohan Nagar, Ghaziabad (U.P.)

Ph.: 0120-4835400...98-99 Mb. : 09810831363 / 9818106660 : 08802288258 - 59-60

#### FARIDABAD

SCO-32, 1st Floor, Sec.-16, Faridabad (HARYANA) Ph.: 0129-4150605-09 Mb.: 09811612707